On-chip clock error characterization for clock distribution system - Sorbonne Université Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

On-chip clock error characterization for clock distribution system

Résumé

In this paper, we investigate a test strategy for characterization of clock error statistics between two clock domains in high-speed clocking systems (gigahertz and more). The method allows an indirect measurement (not based on time interval measurement) of clock error distribution by observing the integrity of a periodic sequence transmitted between two clocking domains. The method is compatible with fully on-chip implementation, and the readout of result to off-chip signals is cadenced at low rate. The strategy aims at picoseconds resolution without complex calibration. The idea was first validated by a discrete prototype at downscaled frequencies, and then a high frequency on-chip prototype was designed using 65 nm CMOS technology. Simulation results predict a measurement precision of less than ±2.5 ps. The article presents the theory, exposes the hardware implementation, and reports the experimental validation and simulation results of two prototypes.

Domaines

Electronique
Fichier principal
Vignette du fichier
On-chip_clock_error_characterization_for_clock_distribution_system.pdf (331.69 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01053759 , version 1 (04-08-2014)

Identifiants

Citer

Chuan Shan, Dimitri Galayko, François Anceau. On-chip clock error characterization for clock distribution system. VLSI (ISVLSI), 2013 IEEE Computer Society Annual Symposium on, Aug 2013, Natal, Brazil. pp.102-108, ⟨10.1109/ISVLSI.2013.6654630⟩. ⟨hal-01053759⟩
120 Consultations
265 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More