FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation - Sorbonne Université Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation

Résumé

In this paper, we present an FPGA modelling of a distributed and synchronized clock generation for different clock domains based on coupled all-digital phase locked loops (ADPLLs). An implementation of a programmable and reconfigurable 10 ×10 ADPLL network is described, designed for prototyping distributed clock generation in large synchronous system on chip (SoC). The paper emphasizes the reconfigurability of proposed system, which allows exploiting stability issues and nonlinear behavior of a N × M network of coupled oscillators (the dimension can be configured from 1 × 1 to 10 × 10). Configurations with different parameters are compared and analyzed. A dynamic setup mechanism is proposed, allowing selecting the desired synchronized state. Experimental results validate theoretical analysis about circuit parameters and demonstrate the global synchronization of network and performance for different configurations.

Domaines

Electronique
Fichier principal
Vignette du fichier
bare_conf_v5.pdf (2.22 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01053762 , version 1 (04-08-2014)

Identifiants

Citer

Chuan Shan, Eldar Zianbetov, Weiqiang Yu, François Anceau, Olivier Billoint, et al.. FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation. Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference on, Dec 2013, Cancun, Mexico. pp.1 - 6, ⟨10.1109/ReConFig.2013.6732295⟩. ⟨hal-01053762⟩
308 Consultations
376 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More