Next generation intel core micro-architecture (Nehalem) clocking, IEEE JSSC, vol.44, issue.4, pp.1121-1129, 2009. ,
Distributed synchronous clocking Parallel and Distributed Systems, IEEE Trans. on, vol.6, issue.3, pp.314-328, 1995. ,
Control law synthesis for distributed multi-agent systems: Application to active clock distribution networks, Proceedings of the 2011 American Control Conference, 2010. ,
DOI : 10.1109/ACC.2011.5991295
URL : https://hal.archives-ouvertes.fr/hal-01181176
Synchronization analysis of networks of self-sampled all-digital phase-locked loops Circuits and Systems I, IEEE Trans. on, vol.59, issue.4, pp.708-720, 2012. ,
Active GHz clock network using distributed PLLs, IEEE JSCC, vol.35, issue.11, pp.1553-1560, 2000. ,
A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation, 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp.2845-2848, 2011. ,
DOI : 10.1109/ISCAS.2011.5938198
URL : https://hal.archives-ouvertes.fr/hal-00683074
A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI, IEEE Journal of Solid-State Circuits, vol.43, issue.1, 2008. ,
DOI : 10.1109/JSSC.2007.910966
All-digital PLL array provides reliable distributed clock for SOCs, 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp.2589-2592, 2011. ,
DOI : 10.1109/ISCAS.2011.5938134
URL : https://hal.archives-ouvertes.fr/hal-00655799
FPGA implementation of reconfigurable ADPLL network for distributed clock generation, 2011 International Conference on Field-Programmable Technology, pp.1-4, 2011. ,
DOI : 10.1109/FPT.2011.6132670
URL : https://hal.archives-ouvertes.fr/hal-01053755