HyperFPGA: A possible general purpose reconfigurable hardware for custom supercomputing

Abstract : — In this work we propose and analyze a possible hardware architecture for experimentation on fine-grained reconfigurable supercomputing based on modern Field Programmable Gate Array (FPGA) technology. It is proposed a scalable cubic array of elementary computational units which are interconnected according to a tridimensional toroidal mesh network. Each computational unit is essentially formed by an FPGA plus an onboard external RAM memory. While the adjacent units in the bulk are directly interconnected through the regular FPGA IOs; the external units at opposite faces of the cubic array are interconnected by mean of high speed serial links in order to grant homogeneous data transfer bandwidth among all topologically adjacent units. Among several relevant issues we discuss the feasibility, scalability and portability.
Type de document :
Communication dans un congrès
International Conference on Advances in Electrical, Electronic and System Engineering, Nov 2016, Putrajaya, Malaysia. pp.21-26, 2016
Liste complète des métadonnées

http://hal.upmc.fr/hal-01540028
Contributeur : Pirouz Bazargan Sabet <>
Soumis le : jeudi 15 juin 2017 - 16:16:01
Dernière modification le : jeudi 15 juin 2017 - 16:16:02

Identifiants

  • HAL Id : hal-01540028, version 1

Collections

Citation

Andres Cicuttin, Maria Crespo, Nizar Abdallah, Kasun Mannatunga, Jayathu Samarawickrama, et al.. HyperFPGA: A possible general purpose reconfigurable hardware for custom supercomputing . International Conference on Advances in Electrical, Electronic and System Engineering, Nov 2016, Putrajaya, Malaysia. pp.21-26, 2016. 〈hal-01540028〉

Partager

Métriques

Consultations de la notice

24