index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Differential power analysis DPA Transistors Writing Random access memory ASIC SCA CRT Costs Countermeasure Voltage Field programmable gate arrays OCaml FPGA Countermeasures Security FDSOI Convolution Machine learning Neural networks Side-Channel Analysis Information leakage PUF Robustness Fault injection Tunneling magnetoresistance Application-specific VLSI designs Differential Power Analysis DPA Reverse-engineering CPA Receivers Side-channel analysis Filtering Dual-rail with Precharge Logic DPL Side-Channel Attacks SoC GSM Power demand Cryptography Magnetic tunnel junction Resistance Masking TRNG Field Programmable Gates Array FPGA DRAM Energy consumption MRAM Sécurité Formal proof Lightweight cryptography Steadiness Confusion coefficient Defect modeling Side-Channel Analysis SCA Side-channel attack Training Internet of Things Magnetic tunneling RSA Computational modeling Authentication Logic gates AES STT-MRAM Masking countermeasure Circuit faults Hardware security Protocols Security and privacy Sensors Spin transfer torque 3G mobile communication Switches Side-channel attacks SCA Simulation Reliability Elliptic curve cryptography Randomness Reverse engineering Coq Formal methods Signal processing algorithms Electromagnetic Process variation Linearity Variance-based Power Attack VPA Side-channel attacks Estimation Asynchronous Hardware Temperature sensors Aging Mutual Information Analysis MIA Loop PUF Fault injection attack Routing Security services Image processing Power-constant logic Dynamic range Intrusion detection

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations